Abstract A highly reliable interface of self-aligned barrier CuSiN thin layer between the Cu film and the nano-porous SiC:H (p-SiC:H) capping barrier (k=3.3) has been developed in the present work. With the introduction of self-aligned barrier (SAB) CuSiN between a Cu film and a p-SiC:H capping barrier, the interfacial thermal stability and the adhesion of the Cu/p-SiC:H film are considerably enhanced. A significant improvement of adhesion strength and thermal stability of Cu/p-SiC:H/SiOC:H film stack has been achieved by optimizing the pre-clean step before caplayer deposition and by forming the CuSiN-like phase. This cap layer on the surface of the Cu can provide a more cohesive interface and effectively suppress Cu atom migration as well.
Introduction
For sub-65 nm technology node, further reduction of the k-value and the thickness of the capping barrier is a necessity to achieve the designed performance of the electronic devices [1∼3] . However, further reduction in k values requires higher porosity rate in the capping barrier layer, which would result in not only the worse mechanical properties of multilayer dielectric/metal stacks on film strength and interfacial adhesion but also the degradation of barrier-layer reliability [4] . Moreover, because of the distinct variation of component element and the mismatch of material properties on the interface between the Cu lines and its overlaying capping barrier, therefore, this location was considered as primary contributor for electromigration performances's degradation and interfacial delamination [4, 5] .
Pervious studies have also proved that better adhesion of the capping layer with the Cu film can effectively suppress Cu diffusion and significantly reduce the growth rate of electromigration-induced void [4,6∼8] . For example, by applying a self-aligned barriers (SAB) CuSiN with low-k SiC:H capping barrier, USAMI et al. achieved a 39 times of improvement in electromigration lifetime and 1.5 times of improvement in timezero dielectric breakdown for the film compared with the film produced with the conventional ammonia pretreatment process [4] . We have reported that the relationship between the thermal stability and electrical property of Cu/p-SiC:H or SiCN:H/SiOC:H multilayered system is associated with the introduction of a CuSiN self-aligned interlayer between Cu and capping dielectric barrier [9, 10] . However, the machanism still remains unclear as to how the SAB/low-k p-SiC:H capping barrier positively contribute to thermal stability and interfacial mechanical strength of the Cu/ultralowk (ULK) dielectric multilayered system.
In this paper, we studied the interfacial adhesion and thermal stability difference between these two systems: the Cu and low-k p-SiC:H capping barrier film stack with and without a self-aligned CuSiN layer. The surface properties of Cu with plasma treatment and impact on its adhesion to p-SiC:H capping barrier were investigated by the four-point bending test (4PBT) and nanoscratch test (NST), and the interface delamination behaviors were examined for evaluating the reliability of multilevel interconnection structures.
Experimental details
A 250 nm layer of thermal SiO 2 was grown on 100 mm in diameter and 780±5 µm in thickness silicon (100) wafers using plasma enhanced chemical vapor deposition (PECVD). A bi-layer metal diffusion barrier Plasma Science and Technology, Vol.14, No.7, Jul. 2012 comprised of 15 nm TaN and 10 nm Ta was deposited by physical vapor deposition (PVD) on the SiO 2 . Cu film with total thickness of 0.9∼1.1 µm was then deposited on the Ta surface using a Cu PVD seed and electroplating process. The excess Cu film was removed by chemical mechanical polishing (CMP) process. After standard CMP process, the thickness of retained Cu film was 600 nm.
Then, the tested samples are divided into two groups. One was treated in such a way that the surface of Cu film was initially coated with self-aligned CuSiN, and then covered with a dielectric barrier of p-SiC:H using a RF-PECVD technique. The thickness of pSiC:H dielectric barrier is about 30 nm. Finally, the SiOC:H (IMD) film (about 400 nm) was deposited on the surface of both groups by the PECVD technique. The preparation method of p-SiC: H and SiOC:H were described in detail in Refs. [9, 10] . The samples with film stack Si/SiO 2 /TaN/Ta/Cu/CuSiN/pSiC:H/SiOC:H are referred to as group S1. The other group (Si/SiO 2 /TaN/Ta/Cu/p-SiC:H/SiOC:H referred to as group S2) of samples was considered as a baseline condition, and the surface of Cu film was treated only with the NH 3 plasma process to remove the surface CuO x prior to dielectric barrier of p-SiC:H deposition. The dielectric k-values (at 1 MHz) of as-deposited pSiC:H and SiOC:H films in the present metal-insulatorsemicoductor (MIS) structure system are 3.3 and 2.6 respectively, which were measured with an Agilent 4294A precision impedance analyzer.
For the production of self-aligned CuSiN, a fourstep approach was performed in the PECVD chamber. The CuO x on surface was cleaned with in-situ NH 3 plasma and forming a very thin Cu-Nitrided layer to block the Si-contained precursor gas from forming CuSilicide [9, 10] . Then He (30% of H 2 ) plasma cleaning was used to remove the Cu-Nitrided layer, and its key role prior to silicidation has been realized. In the third step the Cu silicidation phase was formed by adsorption of Si-based precursor, 3MS (SiH(CH 3 ) 3 ), on the surface and boundaries of the Cu grains. Finally, a plasmabased nitridation process was conducted to stabilize the compound by forming a CuSiN-like phase [9∼14] . Since the low-k p-SiOC:H material is not stable above 450
o C [1] , the sample groups in the present research were annealed in a vacuum furnace (3×10 −4 Pa) at 350 o C ∼ 450 o C for 4 h. A JEOL 2100F fieldemission-gun transmission electron microscopy (TEM) was adopted to study the microstructures. The crosssectional TEM specimens were prepared using standard preparation method. The hardness and elastic modulus of the films were determined by Nano Indenter XP (MTS Systems corporation), incorporating the CSM technique. The indentation depths were controlled at 1/10 of the film thickness by controlling the applied loads to avoid substrate effect.
Several items of the film property were measured by alternative techniques before comparing the results of four-point bending test (4PBT) and the nanoscratch test (NST). The 4PBT specimens were prepared as follow: each Si wafer-stack (including Si/SiO 2 /TaN/Ta/Cu(or CuSiN)/p-SiC:H/SiOC:H film stack) combination was cleaved into bars that were nominally 8 mm wide and 40 mm long. These bars were each bonded to bare Si wafer cleaved in a similar fashion. A diamond wafering blade was used to make a central notch on bare Si wafer, which would allow an interfacial crack to form at weakest interface without the sample breaking. The fracture samples after the debonding test were observed using a field emission scanning electron microscope (FESEM) to confirm the correct fracture interface. The reported adhesion results are based on average of 10 samples' data. In the NST, a Berkovich diamond tip with nominal radius of curvature approximately equal to 100 nm was used to scratch the film stack. The detailed description of the system used and testing methodology were presented in Refs. [15, 16] . During scratch tests, the load was ramped from 0 mN to 40 mN, and a 700 µm scratching track was applied to all tests. The normal load of indenter was linearly ramped from the minimum to the maximum during the scratching. The surface morphologies along nano-scratch track on samples after the NST were observed by a FESEM and the correct fracture interface was confirmed by an X-ray energy dispersive spectrometer (EDS).
3 Results and discussion 3.1 The thermal stability of film stacks Fig. 1 shows HRTEM image and AES depth profile of Cu/CuSiN/p-SiC:H multilayer of group S1 after being annealed at 450 o C for 4 h. The HRTEM image suggested that the interface of Cu/p-SiC:H with pretreatment by the self-aligned CuSiN process appears to be very abrupt as shown in Fig. 1(a) . The AES result (as shown in Fig. 1(b) ) of an annealed sample of group S1 indicated that no Cu signal is detected throughout the CuSiN/p-SiC:H barrier. Therefore SAB CuSiN layer helped to suppress diffusion of Cu atoms from the beginning. On the other hand, the AES results (as shown in Fig. 2 ) of an annealed sample from group S2 indicated that the Cu atoms would diffuse directly into o C for 4 h this p-SiC:H film even when annealed at 400 o C. This phenomenon is known as one of the main characteristics of the degradation in barrier properties. In this case, the degradation of copper diffusion barrier p-SiC:H film may attribute to a higher percentage of nano-pores (see Fig. 1(a) ).
Interfacial adhesion evaluation via 4PBT and NST
The desired crack configuration consists of a deflected crack along the interface of the film stack shown in Fig. 3(a) . The interface fracture energy, the so-called critical energy release rate G c , is the energy required to fracture a unit surface area of the interface, thereby creating two free surface. Fig. 3(b) shows the typical experimental curve of load versus displacement for group Fig.3 (a) 4PBT bending test specimen and (b) Typical load vs. displacement curve obtained from 4PBT S1 (CuSiN process) and group S2 (no CuSiN process) in four-point bending tests. According to the configuration and mechanics of 4PBT, the fracture energy release rate for interface decohesion, G c , i.e. adhesion energy, can be obtained from the following equation [18] .
Here, v s and E s are the poisson ratio and elastic modulus of the Si wafer, respectively. L is the spacing between the inner and outer loading lines, b is the beam width, h is the thickness of the Si wafer and P c is the critical load for the interface delamination. The average critical energy G c of the interfacial Cu/pSiC:H with and without self-aligned CuSiN process is 11.8±0.7 J/m 2 and 8.1±0.9 J/m 2 , respectively. It is recognized that a SAB CuSiN thin layer between the Cu film and p-SiC:H dielectric barrier has higher interfacial adhesion in comparison with the baseline condition of NH 3 plasma pretreatment. Fig. 4 (a) and (b) illustrate that the surface profile of samples of group S1 and group S2 scratched with a ramping load of 40 mN as function of the horizontal displacement during the initial scan (pre-scan), load ramping (scratching), and post-scratch (post-scan) processes (hereafter simply referred to as P-D curves), respectively. The initial scan of 700 µm in length profiles the unscratched surface of the film stack, and the postscratch scan is used to assess the surface damage and any elastic/plastic deformation. In the range of 100∼320 µm (marked as A in Fig. 4) , the pre-scan and post-scan P-D curves gradually deviate with increasing normal load, due to the increase in plastic deformation of SiOC:H film with the indent depth. From the distance of 320 µm to 600 µm (marked as B in Fig. 4 ), up to a load of a certain value, the indent depth abruptly increases. This phenomenon reveals that the SiOC:H/p-SiC:H films start to crack or peel off. The load associated with this event is termed as the loading critical load (denoted as L cL ), which is approximately 17.93 mN for samples of group S1. Accordingly, the loading critical load L cL is approximately 13.67 mN for samples of group S2. By analyzing the surface morphologies of the film stack along scratch tracks shown in Fig. 5 , the fracture behaviors of the film stack at different scratch stages were revealed. The Cu/CuSiN/p-SiC:H or Cu/p-SiC:H interface delamination behavior was further confirmed by the EDS line scan (not shown). It should be noted that, in the region between 250 µm to 320 µm in Fig. 4(a) , the scratching P-D curve without large fluctuations in the post-scan curve can be found, implying that the p-SiC:H/SiOC:H film stack did not peel off from the surface of Cu film during this loading scratch process. However, large fluctuations exist in the post-scan P-D curve, revealing that the films have been delaminated after unloading. The load value at the point of abrupt change in the post-scan curve is termed as the unloading critical load (L cU ∼12.15 mN), which is less than L cL , and it is related to the adhesion strength between the films and the substrate during p-SiC:H/SiOC:H film stack unloading. The p-SiC:H/SiOC:H film stack is delaminated from the surface of Cu film due to asynchronous recovery of the film and the substrate. The unloading delamination phenomena were also observed for all samples of group S2 (Fig. 4(b) ). It is noted that regardless of the variation in surface roughness, film thickness, hardness and elastic modulus, the value of L cL and L cU for group S1 samples is higher than that of group S2, implying a better interface adhesion. Furthermore, according to the SEM surface morphologies along nano-scratch track on samples of group S1 and group S2, it is particularly found that the delamination region (marked as B in Fig. 4(a) and Fig. 4(b) ) on the film stack with SAB treatment was obviously of smaller size compared with samples without treatment.
During NST tests, the interfaces delaminated once sufficient shear stresses were higher than interfacial adhesion strengths which were accumulated on the interfaces. By using Eq. (2) [19, 20] , introducing the critical scratch track widths d c as the interface delaminated, the critical stresses σ c for Cu/p-SiC and Cu/CuSiN/pSiC:H interface adhesion strength can then be obtained as:
Here µ is the measured friction coefficient of indenter sliding given by the nanoscratch tester. After calculation, the critical stresses for the Cu/p-SiC and Cu/CuSiN/p-SiC:H interface delamination were obtained as about 0.093 GPa and 0.12 GPa, respectively. Afterward by using the following Eq. (3) [19, 20] , the fracture energy release rates G c for the Cu/p-SiC and Cu/CuSiN/p-SiC:H interface adhesion energy can be obtained. Because of the distinct difference in fracture mechanism between these two tests, the data measured by the 4PBT were rather higher than those obtained by the NST. But, it is worthy of noticing that the fracture behavior of the film stack under NST test was similar to that under 4PBT test, and the data measured by both tests showed that the interfacial adhesion of sample of group S1 was stronger than that of sample of group S2, indicating that these two tests are comparable and both are promising methods to determine the interfacial adhesion energy.
Therefore, the CuSiN-like phase cap on the surface of the Cu film can not only provide a more cohesive interface but also effectively reduce Cu atom migration. It is implied that it is due to changes in bond adhesion and reduction in mobility of the Cu atom by a pinning process [12] . As a result, the diffusion activation energy of both atom and vacancy would be expected to increase correspondingly [12, 21] . Therefore, a reasonable mechanism for the thermal stability and interfacial adhesion enhancement was proposed. 
Conclusion
In conclusion, when the self-aligned CuSiN barrier was produced between Cu film and p-SiC:H capping barrier, the interfacial thermal stability and the interfacial adhesion of the Cu/p-SiC:H film are considerable enhanced. The adhesion energy of the Cu/pSiC:H interface was measured as about 8.1 J/m 2 and 2.87 J/m 2 by 4BPT and NST, respectively, and that of Cu/CuSiN/p-SiC:H interface was about 11.8 J/m 2 and 4.69 J/m 2 . The adhesion strength measured by the 4PBT was higher than that obtained by NST due to the mode mixity effect. Furthermore, this kind of multilayered structures such as CuSiN/p-SiC:H is also helpful to achieve a low R eff and excellent barrier properties with IMD film. It is thus believed that this multilayered barrier has a potential to satisfy the need of the 65 nm node and below.
